View 73K322L_651183.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
April 2000
DESCRIPTION
The 73K322L is a highly integrated single-chip modem IC which provides the functions needed to construct a CCITT V.23, V.22 and V.21 compatible modem, capable of 1200 or 0-300 bit/s full-duplex operation or 0-1200 bit/s half-duplex operation with or without the back channel over dial-up lines. The 73K322L is an enhancement of the 73K221L singlechip modem with performance characteristics suitable for European and Asian telephone systems. The 73K322L produces either 550 or 1800 Hz guard tone, recognizes and generates a 2100 Hz answer tone, and supports V.21 for 300 Hz FSK operation. It also operates in V.23, 1200 bit/s FSK mode. The 73K322L integrates analog, digital, and switchedcapacitor array functions on a single substrate, offering excellent performance and a high level of functional integration in a single 28-pin PLCC or DIP package. The 73K322L operates from a single +5V supply with very low power consumption. The 73K322L includes the DPSK and FSK modulator/demodulator functions, call progress and handshake tone monitor test modes, and a tone generator capable of producing DTMF, answer, calling and 550 or 1800 Hz guard tone. This device supports V.23, V.22 (except mode v) and V.21 modes of operation, allowing both synchronous and
(continued)
FEATURES
* *
One-chip CCITT V.23, V.22 compatible modem data pump and V.21 ITU
Full-duplex operation at 0-300 bit/s (FSK) or 600 and 1200 bit/s (DPSK) or 0-1200 bit/s (FSK) forward channel with or without 0-75 bit/s back channel Interfaces directly with standard microprocessors (8048, 80C51 typical) Serial or parallel microprocessor bus for control Serial port for data transfer Both synchronous and asynchronous modes of operation Call progress, carrier, precise answer tone (2100 Hz), calling tone (1300 Hz) and FSK mark detectors DTMF and 550 or 1800 Hz guard tone generators Test modes available: ALB, DL, RDL, Mark, Space, Alternating bit patterns Precise automatic gain control allows 45 dB dynamic range CMOS technology for low power consumption using 60 mW @ 5V from a single power supply
* * * * * * * * * *
Surface mount PLCC package available
BLOCK DIAGRAM
AD0-AD7 DATA BUS BUFFER 8-BIT BUS FOR RD WR ALE CS RESET READ WRITE CONTROL LOGIC CONTROL AND STATUS DIGITAL PROCESSING PSK MODULATOR/ DEMODULATOR FSK MODULATOR/ DEMODULATOR DTMF & TONE GENERATORS
TRANSMIT FILTER RECEIVE FILTER
TXA
RXA
INT
STATUS AND CONTROL LOGIC
TXD RXD
SERIAL PORT FOR DATA
TESTS: ALB, DLB RDLB PATTERNS CLOCK GENERATOR
SMART DIALING & DETECT FUNCTIONS
POWER
RXCLK
TXCLK CLK XTL1
EXCLK
XTL2
GND VREF VDD ISET
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
DESCRIPTION (continued)
asynchronous communications. The 73K322L is designed to appear to the systems designer as a microprocessor peripheral, and will easily interface with popular one-chip microprocessors (80C51 typical) for control of modem functions through its 8bit multiplexed address/data bus or via an optional serial control bus. An ALE control line simplifies address demultiplexing. Data communications occurs through a separate serial port only. The 73K322L is ideal for use in either free standing or integral system modem products where multistandard data communications over the 2-wire switched telephone network is desired. Its high functionality, low power consumption and efficient packaging simplify design requirements and increase system reliability. A complete modem requires only the addition of the phone line interface, a control microprocessor, and RS-232 level converter for a typical system. The 73K322L is part of TDK Semiconductor Corporation K-Series family of pin and function compatible single-chip modem products. These devices allow systems to be configured for higher speeds and Bell or CCITT operation with only a single component change. can be bypassed under processor control when unscrambled data must be transmitted. If serial input data contains a break signal through one character (including start and stop bits) the break will be extended to at least 2 times N + 3 bits long (where N is the number of transmitted bits/character). Serial data from the demodulator is passed first through the data descrambler and then through the SYNC/ASYNC converter. The ASYNC/ASYNC converter will reinsert any deleted stop bits and output data at an intra-character rate (bit-to-bit timing) of no greater than 1219 bit/s. An incoming break signal (low through two characters) will be passed through without incorrectly inserting a stop bit. SYNCHRONOUS MODE The CCITT V.22 standard defines synchronous operation at 600 and 1200 bit/s. Operation is similar to that of the Asynchronous mode except that data must be synchronized to a provided clock and no variation in data transfer rate is allowable. Serial input data appearing at TXD must be valid on the rising edge of TXCLK. TXCLK is an internally derived signal in Internal mode and is connected internally to the RXCLK pin in Slave mode. Receive data at the RXD pin is clocked out on the falling edge of RXCLK. The ASYNCH/SYNCH converter is bypassed when Synchronous mode is selected and data is transmitted out at the same rate as it is input. DPSK MODULATOR/DEMODULATOR In DPSK mode the 73K322L modulates a serial bit stream into di-bit pairs that are represented by four possible phase shifts as prescribed by the V.22 standards. The base-band signal is then filtered to reduce intersymbol interference on the bandlimited 2-wire telephone line. Transmission occurs using either a 1200 Hz (Originate mode) or 2400 Hz carrier (Answer mode). Demodulation is the reverse of the modulation process, with the incoming analog signal eventually decoded into di-bits and converted back to a serial bit stream. The demodulator also recovers the clock which was encoded into the analog signal during modulation. Demodulation occurs using either a 1200 Hz carrier (Answer mode or ALB Originate mode) or a 2400 Hz carrier (Originate mode or ALB Answer mode). The 73K322L uses a phase locked loop coherent demodulation technique for optimum receiver performance.
OPERATION
ASYNCHRONOUS MODE Data transmission for the DPSK mode requires that data ultimately be transmitted in a synchronous fashion. The 73K322L includes ASYNC/SYNC and SYNC/ASYNC converters which delete or insert stop bits in order to transmit data at a regular rate. In Asynchronous mode the serial data comes from the TXD pin into the ASYNC/SYNC converter. The ASYNC/SYNC converter accepts the data provided on the TXD pin which normally must be 1200 or 600 bit/s +1.0%, -2.5%. The rate converter will then insert or delete stop bits in order to output a signal which is 1200 or 600 bit/s 0.01% ( 0.01% is the crystal tolerance). The SYNC/ASYNC converter also has an extended overspeed mode which allows selection of an output overspeed range of either +1% or +2.3%. In the extended overspeed mode, stop bits are output at 7/8 the normal width. The serial data stream from the transmit buffer or the rate converter is passed through the data scrambler and onto the analog modulator. The data scrambler
2
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
FSK MODULATOR/DEMODULATOR The FSK modulator produces a frequency modulated analog output signal using two discrete frequencies to represent the binary data. V.21 mode uses 980 and 1180 Hz (originate, mark and space) or 1650 and 1850 Hz (answer, mark and space). V.23 mode uses 1300 and 2100 Hz for the main channel and 390 and 450 Hz for the back channel. The modulation rate of the back channel is up to 75 baud. Demodulation involves detecting the received frequencies and decoding them into the appropriate binary value. The rate converter and scrambler/descrambler are automatically bypassed in the V.21 or V.23 modes. PASSBAND FILTERS AND EQUALIZERS High and low band filters are included to shape the amplitude and phase response of the transmit and receive signals and provide compromise delay equalization and rejection of out-of-band signals in the receive channel. Amplitude and phase equalization are necessary to compensate for distortion of the transmission line and to reduce intersymbol interference in the bandlimited receive signal. The transmit signal filtering approximates a 75% square root of raised Cosine frequency response characteristic. AGC The automatic gain control maintains a signal level at the input to the demodulators which is constant to within 1 dB. It corrects quickly for increases in signal which would cause clipping and provides a total receiver dynamic range of >45 dB. PARALLEL BUS INTERFACE Four 8-bit registers are provided for control, option select and status monitoring. These registers are addressed with the AD0, AD1, and AD2 multiplexed address lines (latched by ALE) and appear to a control microprocessor as four consecutive memory locations. Two control registers and the tone register are read/write memory. The detect register is read only and cannot be modified except by modem response to monitored parameters. SERIAL COMMAND INTERFACE MODE The serial command interface allows access to the 73K322L control and status registers via a serial command port. In this mode the AD0, AD1 and AD2 lines provide register addresses for data passed through the data pin under control of the RD and WR lines. A read operation is initiated when the RD line is taken low. The first bit is available after RD is brought low and the next seven cycles of EXCLK will then transfer out seven bits of the selected address location LSB first. A write takes place by shifting in eight bits of data LSB first for eight consecutive cycles of EXCLK. WR is then pulsed low and data transferred into the selected register occurs on the rising edge of WR. SPECIAL DETECT CIRCUITRY The special detect circuitry monitors the received analog signal to determine status or presence of carrier, answer tone and weak received signal (long loop condition), special tones such as FSK marking and the 1300 Hz calling tone are also detected. A highly frequency selective call progress detector provides adequate discrimination to accurately detect European call progress signals. DTMF GENERATOR The DTMF generator will output one of 16 standard tone pairs determined by a 4-bit binary value and TX DTMF mode bit previously loaded into the tone register. Tone generation is initiated when the DTMF mode is selected using the tone register and the transmit enable (CR0 bit D1) is changed from 0 to 1.
3
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
PIN DESCRIPTION
POWER NAME GND VDD VREF ISET PLCC/PIN DIP NUMBER 28 15 26 24 TYPE I I O I DESCRIPTION System Ground. Power supply input, 5V 10%. Bypass with 0.1 and 22 F capacitors to GND. An internally generated reference voltage. Bypass with 0.1 F capacitor to GND. Chip current reference. Sets bias current for op-amps. The chip current is set by connecting this pin to VDD through a 2 M resistor. ISET should be bypassed to GND with a 0.1 F capacitor.
PARALLEL MICROPROCESSOR CONTROL INTERFACE ALE AD0-AD7
CS
12 4-11 20
I I/O I
Address Latch Enable. The falling edge of ALE latches the address on AD0-AD2 and the chip select on CS. Address/data bus. These bidirectional tri-state multi-plexed lines carry information to and from the internal registers. Chip select. A low on this pin during the falling edge of ALE allows a read cycle or a write cycle to occur. AD0-AD7 will not be driven and no registers will be written if CS (latched) is not active. The state of CS is latched on the falling edge of ALE. Output clock. This pin is selectable under processor control to be either the crystal frequency (for use as a processor clock) or 16 x the data rate for use as a baud rate clock in DPSK modes only. The pin defaults to the crystal frequency on reset. Interrupt. This open drain output signal is used to inform the processor that a detect flag has occurred. The processor must then read the detect register to determine which detect triggered the interrupt. INT will stay low until the processor reads the detect register or does a full reset. Read. A low requests a read of the 73K322L internal registers. Data cannot be output unless both RD and the latched CS are active or low. Reset. An active high signal on this pin will put the chip into an inactive state. All control register bits (CR0, CR1, Tone) will be reset. The output of the CLK pin will be set to the crystal frequency. An internal pull down resistor permits power on reset using a capacitor to VDD.
CLK
1
O
INT
17
O
RD
14
I
RESET
25
I
4
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
PARALLEL MICROPROCESSOR CONTROL INTERFACE (continued) NAME
WR
PLCC/DIP PIN NUMBER 13
TYPE I
DESCRIPTION Write. A low on this informs the 73K322L that data is available on AD0-AD7 for writing into an internal register. Data is latched on the rising edge of WR. No data is written unless both WR and the latched CS are low.
SERIAL MICROPROCESSOR CONTROL INTERFACE AD0-AD2 AD7 4-6 11 I I/O Register Address Selection. These lines carry register addresses and should be valid during any read or write operation. Serial Control Data Input/Output. Data for a read/write operation is clocked in or out on the falling edge of the EXCLK pin. The direction of data flow is controlled by the RD pin. RD low outputs data. RD high inputs data. Read. A low on this input informs the 73K322L that data or status information is being read by the processor. The falling edge of the RD signal will initiate a read from the addressed register. The RD signal must continue for eight falling edges of EXCLK in order to read all eight bits of the referenced register. Read data is provided LSB first. Data will not be output unless the RD signal is active. Write. A low on this input informs the 73K322L that data or status information has been shifted in through the DATA pin and is available for writing to an internal register. The normal procedure for a write is to shift in data LSB first on the DATA pin for eight consecutive falling edges of EXCLK and then to pulse WR low. Data is written on the rising edge of WR.
RD
14
I
WR
13
I
Note:
The Serial Control mode is provided by tying ALE high and CS low. In this configuration AD7 becomes the data input and AD0, AD1 and AD2 become the address only. See Serial Control timing diagrams on pages 22 and 23.
DTE USER INTERFACE NAME EXCLK PLCC/DIP PIN NUMBER 19 I External Clock. This signal is used only in synchronous DPSK transmission when the external timing option has been selected. In the External Timing mode the rising edge of EXCLK is used to strobe synchronous DPSK transmit data available on the TXD pin. Also used for serial control interface. TYPE DESCRIPTION
5
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
RS-232 INTERFACE (continued) NAME RXCLK PLCC/DIP PIN NUMBER 23 TYPE O DESCRIPTION Receive Clock. The falling edge of this clock output is coincident with the transitions in the serial received DPSK data output. The rising edge of RXCLK can be used to latch the valid output data. RXCLK will be valid as long as a carrier is present. In V.23 or V.21 mode a clock which is 16 x 1200 (or 16 x 75) or 16 x 300 Hz baud data rate is output, respectively, for driving a UART. Received Data Output. Serial receive data is available on this pin. The data is always valid on the rising edge of RXCLK when in Synchronous mode. RXD will output constant marks if no carrier is detected. Transmit Clock. This signal is used only in synchronous DPSK transmission to latch serial input data on the TXD pin. Data must be provided so that valid data is available on the rising edge of the TXCLK. The transmit clock is derived from different sources depending upon the Synchronization mode selection. In Internal Mode the clock is 1200 Hz generated internally. In External Mode TXCLK is phase locked to the EXCLK pin. In Slave Mode TXCLK is phase locked to the RXCLK pin. TXCLK is always active. In V.23 or V.21 mode the output is a 16 x 1200 (or 16 x 75) or 16 x 300 Hz baud clock, respectively for driving a UART. Transmit Data Input. Serial data for transmission is applied on this pin. In Synchronous modes, the data must be valid on the rising edge of the TXCLK clock. In Asynchronous modes (1200 or 300 baud) no clocking is necessary. DPSK must be 1200/600 bit/s +1%, 2.5% or +2.3%, -2.5% in Extended Overspeed mode.
RXD
22
O
TXCLK
18
O
TXD
21
I
ANALOG INTERFACE AND OSCILLATOR RXA TXA XTL1 XTL2 27 16 2 3 I O I I Received modulated analog signal input from the telephone line interface. Transmit analog output to the telephone line interface. These pins are for the internal crystal oscillator requiring a 11.0592 MHz Parallel mode crystal and two load capacitors to Ground. XTL2 can also be driven from an external clock.
6
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
REGISTER DESCRIPTIONS
Four 8-bit internal registers are accessible for control and status monitoring. The registers are accessed in read or write operations by addressing the A0 and A1 address lines in Serial mode, or the AD0 and AD1 lines in Parallel mode. The AD0 and AD1 lines are latched by ALE. Register CR0 controls the method by which data is transferred over the phone line. CR1 controls the interface between the microprocessor and the 73K322L internal state. DR is a detect register which provides an indication of monitored modem status conditions. TR, the tone control register, controls the DTMF generator, answer and guard tones and RXD output gate used in the modem initial connect sequence. All registers are read/write except for DR which is read only. Register control and status bits are identified below:
REGISTER BIT SUMMARY
ADDRESS REGISTER CONTROL REGISTER 0 CONTROL REGISTER 1 DETECT REGISTER AD2 - AD0 D7 MODULATION OPTION D6 D5 TRANSMIT MODE 3 TRANSMIT PATTERN 0 ENABLE DETECT INTERRUPT RECEIVE DATA TRANSMIT GUARD/ CALLING TONE
DATA BIT NUMBER D4 TRANSMIT MODE 2 BYPASS SCRAMBLER/ ADD PH. EQ. (V.23) UNSCR. MARKS D3 TRANSMIT MODE 1 CLK CONTROL D2 TRANSMIT MODE 0 D1 TRANSMIT ENABLE D0 ANSWER/ ORIGINATE
CR0
000
CR1
001
TRANSMIT PATTERN 1
RESET
TEST MODE 1 CALL PROGRESS
TEST MODE 0 LONG LOOP
DR
010
CARRIER DETECT
SPECIAL TONE
TONE CONTROL REGISTER CONTROL REGISTER 2 CONTROL REGISTER 3 ID REGISTER
TR
011
RXD OUTPUT CONTROL
TRANSMIT ANSWER TONE
TRANSMIT DTMF
DTMF3
DTMF2/ V.23 FDX
DTMF1/ OVERSPEED
DTMF0/GUARD/ ANSWER/SPEC. TONE SELECT
CR2
100
THESE REGISTER LOCATIONS ARE RESERVED FOR
CR3
101
USE WITH OTHER K-SERIES FAMILY MEMBERS
ID
110
ID
ID
ID
ID
NOTE:
When a register containing reserved control bits is written into, the reserved bits must be programmed as 0's.
7
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
REGISTER ADDRESS TABLE
ADDRESS REGISTER AD2 - AD0 D7 D6 D5 DATA BIT NUMBER D4 D3 D2 D1 D0
CONTROL REGISTER 0
CR0
000
MODULATION OPTION
TRANSMIT MODE 3
TRANSMIT MODE 2
TRANSMIT MODE 1
TRANSMIT MODE 0
TRANSMIT ENABLE
ORIGINATE/ ANSWER
0=1200 BIT/S DPSK 1=600 BIT/S DPSK 0=V.23 FSK 1=V.21 FSK
0000=PWR DOWN 0001=INT SYNCH 0010=EXT SYNCH 0011=SLAVE SYNCH 0100=ASYNCH 8 BITS/CHAR 0101=ASYNCH 9 BITS/CHAR 0110=ASYNCH 10 BITS/CHAR 0111=ASYNCH 11 BITS/CHAR 1100=FSK ENABLE DETECT INTERRUPT BYPASS SCRAMBLER/ ADD PH. EQ. CLK CONTROL
0=DISABLE TXA OUTPUT 1=ENABLE TXA OUTPUT
IN V.21 OR V.22 MODE: 0=ANSWER 1=ORIGINATE IN V.23 MODE : 0=RECEIVE @ 1200 BIT/S, TRANSMIT @ 75 BIT/S 1=RECEIVE @ 75 BIT/S, TRANSMIT @ 1200 BIT/S
CONTROL REGISTER 1
CR1
001
TRANSMIT PATTERN 1
TRANSMIT PATTERN 0
RESET
TEST MODE 1
TEST MODE 0
00=TX DATA 01=TX ALTERNATE 10=TX MARK 11=TX SPACE
0=DISABLE 1=ENABLE
0=NORMAL 1=BYPASS SCRAMBLER 1=ADD EXTRA PHASE EQ. IN V.23 ONLY UNSCR. MARK DETECT
0=XTAL 1=16 X DATA RATE OUTPUT AT CLK PIN IN DPSK MODE ONLY CARRIER DETECT
0=NORMAL 1=RESET
00=NORMAL 01=ANALOG LOOPBACK 10=REMOTE DIGITAL LOOPBACK 11=LOCAL DIGITAL LOOPBACK CALL PROGRESS LONG LOOP
DETECT REGISTER
DR
010
RECEIVE DATA
SPECIAL TONE
OUTPUTS RECEIVED DATA STREAM TONE CONTROL REGISTER RXD OUTPUT CONTROL RXD PIN 0=NORMAL 1=TRI STATE TRANSMIT GUARD/ CALLING TONE 0=OFF 1=ON TRANSMIT ANSWER TONE 0=OFF 1=ON
0=CONDITION NOT DETECTED 1=CONDITION DETECTED DTMF0/GUARD/ ANSWER/ SPECIAL TONE 0=1800 Hz G.T. (V.22). 2225 Hz ANS TONE GENERATED, FSK MARK DETECT SELECTED 1=550 Hz G.T. (V.22) 2100 Hz ANS TONE GENERATED & DETECTED (V.21, V.22) 1300 Hz DETECTED (V.23)
TR
011
TRANSMIT DTMF
DTMF3
DTMF2 V.23 FDX
DTMF1/ OVERSPEED
0=DATA 1=TX DTMF
4 BIT CODE FOR 1 OF 16 DUAL TONE COMBINATIONS.
0=NORMAL 1=ALLOWS V.23 FULL DUPLEX OPERATION
ID REGISTER
10
110
ID
ID
ID
ID
00XX=73K212AL, 322L, 321L 01XX=73K221AL, 302L 10XX=73K222AL, 222BL 1100=73K224L 1110=73K324L 1100=73K224BL 1110=73K324BL
8
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
CONTROL REGISTER 0
CR0 000 D7 MODUL. OPTION D6 D5 TRANSMIT MODE 3 D4 TRANSMIT MODE 2 D3 TRANSMIT MODE 1 D2 TRANSMIT MODE 0 D1 TRANSMIT ENABLE D0 ANSWER/ ORIGINATE
BIT NO. D0
NAME Answer/ Originate
CONDITION 0
DESCRIPTION Selects Answer mode in V.21 and V.22 (transmit in high band), receive in low band or in V.23 HDX mode, receive at 1200 bit/s and transmit at 75 bit/s. Selects Originate mode in V.21 and V.22 (transmit in low band), receive in high band or in V.23 HDX mode, receive at 75 bit/s and transmit at 1200 bit/s. Note: This bit works with TR bit D0 to program special tones detected in Tone Register. See detect and tone registers.
1
D1
Transmit Enable
0 1
Disables transmit output at TXA. Enables transmit output at TXA. Note: Answer tone and DTMF TX control require TX enable.
D5, D4,D3, D2
Transmit Mode
D5 D4 0 0 0 0
D3 D2 0 0 0 1 Selects Power Down mode. All functions disabled except digital interface. Internal Synchronous mode. In this mode TXCLK is an internally derived 1200 Hz signal. Serial input data appearing at TXD must be valid on the rising edge of TXCLK. Receive data is clocked out of RXD on the falling edge of RXCLK. External Synchronous mode. Operation is identical to internal synchronous, but TXCLK is connected internally to EXCLK pin, and a 1200 Hz 0.01% clock must be supplied externally. Slave Synchronous mode. Same operation as other Synchronous modes. TXCLK is connected internally to the RXCLK pin in this mode. Selects DPSK Asynchronous mode - 8 bits/character (1 start bit, 6 data bits, 1 stop bit). Selects DPSK Asynchronous mode - 9 bits/character (1 start bit, 7 data bits, 1 stop bit). Selects DPSK Asynchronous mode - 10 bits/character (1 start bit, 8 data bits, 1 stop bit). Selects DPSK Asynchronous mode - 11 bits/character (1 start bit, 8 data bits, Parity and 1 or 2 stop bits). Selects FSK operation.
0
0
1
0
0
0
1
1
0 0 0 0 1
1 1 1 1 1
0 0 1 1 0
0 1 0 1 0
9
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
CONTROL REGISTER 0 (continued)
CR0 000 D7 MODUL. OPTION D6 D5 TRANSMIT MODE 3 D4 TRANSMIT MODE 2 D3 TRANSMIT MODE 1 D2 TRANSMIT MODE 0 D1 TRANSMIT ENABLE D0 ANSWER/ ORIGINATE
BIT NO. D6 D7
NAME
CONDITION 0 D7 D5 D4 X X 1 1
DESCRIPTION Not used; must be written as a "0." Selects: PSK Asynchronous mode at 1200 bit/s. PSK Asynchronous mode at 600 bit/s. FSK CCITT V.23 mode. FSK CCITT V.21 mode.
Modulation Option
0 1 0 1
0 0 1 1
CONTROL REGISTER 1
D7 CR1 001 TRANSMIT PATTERN 1 D6 TRANSMIT PATTERN 0 D5 ENABLE DETECT INTER. D4 BYPASS SCRAMB/ ADD PH. EQ. D3 CLK CONTROL D2 RESET D1 TEST MODE 1 D0 TEST MODE 0
BIT NO. D1, D0
NAME Test Mode
CONDITION D1 0 0 D0 0 1
DESCRIPTION Selects normal operating mode. Analog Loopback mode. Loops the transmitted analog signal back to the receiver, and causes the receiver to use the same center frequency as the transmitter. To squelch the TXA pin, transmit enable must be forced low. Selects remote digital loopback. Received data is looped back to transmit data internally, and RXD is forced to a mark. Data on TXD is ignored. Selects local digital loopback. Internally loops TXD back to RXD and continues to transmit carrier from TXA pin. Selects normal operation. Resets modem to power down state. All control register bits (CR0, CR1, Tone) are reset to zero. The output of the CLK pin will be set to the crystal frequency.
1
0
1 D2 Reset 0 1
1
10
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
CONTROL REGISTER 1 (continued)
D7 CR1 001 TRANSMIT PATTERN 1 D6 TRANSMIT PATTERN 0 D5 ENABLE DETECT INTER. D4 BYPASS SCRAMB/ ADD PH. EQ. D3 CLK CONTROL D2 RESET D1 TEST MODE 1 D0 TEST MODE 0
BIT NO. D3
NAME CLK Control
CONDITION 0 1
DESCRIPTION Selects 11.0592 MHz crystal echo output at CLK pin. Selects 16 X the data rate, output at CLK pin in DPSK modes only. Selects normal operation. DPSK data is passed through scrambler. Selects Scrambler Bypass. DPSK data is routed around scrambler in the transmit path. In V.23 mode, additional phase equalization is added to the main channel filters when D4 is set to 1. Disables interrupt at INT pin. Enables INT output. An interrupts will be generated with a change in status of DR bits D1-D4. The special tone and call progress detect interrupts are masked when the TX enable bit is set. Carrier detect is masked when TX DTMF is activated. All interrupts will be disabled if the device is in power down mode.
D4
Bypass Scrambler/ Add Phase Equalization (V.23)
0 1
D5
Enable Detect
0 1
D7, D6
Transmit Pattern
D7 0 0 1 1
D6 0 1 0 1 Selects normal data transmission as controlled by the state of the TXD pin. Selects an alternating mark/space transmit pattern for modem testing. Selects a constant mark transmit pattern. Selects a constant space transmit pattern.
11
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
DETECT REGISTER
D7 DR 010 D6 D5 RECEIVE DATA D4 UNSCR. MARK D3 CARR. DETECT D2 SPECIAL TONE D1 CALL PROG. D0 LONG LOOP
BIT NO. D0 D1
NAME Long Loop Call Progress Detect
CONDITION 0 1 0 1
DESCRIPTION Indicates normal received signal. Indicates low received signal level. No call progress tone detected. Indicates presence of call progress tones. The call progress detection circuitry is activated by energy in the normal 350 to 620 Hz call progress band. No special tone detected as programmed by CR0 bit D0 and Tone Register bit D0. Special tone detected. The detected tone is: (1) 2100 Hz answer tone if D0 of TR=1 and the device is in V.21 or V.22 originate mode. (2) 1300 Hz calling tone if D0 of TR=1 and the device is in V.21, or V.22 answer mode. (3) An FSK mark if D0 of TR = 0. Tolerance on special tones is 3%.
D2
Special Tone Detect
0 1
D3
Carrier Detect
0 1
No carrier detected in the receive channel. Indicated carrier has been detected in the received channel. No unscrambled mark. Indicates detection of unscrambled marks in the received data. A valid indication requires that unscrambled marks be received for > 165.5 6.5 ms. Continuously outputs the received data stream. This data is the same as that output on the RXD pin, but it is not disabled when RXD is tri-stated. Not used.
D4
Unscrambled Mark
0 1
D5
Receive Data
D6, D7
12
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
TONE REGISTER
TR 011 D7 RXD OUTPUT CONTR. D6 TRANSMIT GUARD/ CALLING TONE D5 TRANSMIT ANSWER TONE D4 TRANSMIT DTMF D3 DTMF 3 D2 DTMF 2/ V.23 FDX D1 DTMF 1/ OVERSPEED D0 DTMF 0/ G.T./ANSW./ SP. TONE/ SELECT
BIT NO. D0
NAME DTMF 0 Guard Tone/ Answer Tone Special Tone/ Detect/Select
CONDITION D6 D5 X 1 1 X X X X X X X D4 D0 1 0 0 0 0 X 0 1 0 1
DESCRIPTION D0 interacts with bits D6, D4, and CR0 as shown. Transmit DTMF tones. Select 1800 Hz guard tone if in V.22 and Answer mode in CR0. Select 550 Hz guard tone if in V.22 and Answer mode in CR0. Mark of an FSK mode selected in CR0 is to be detected in D2 of DR. 2100 Hz answer tone will be detected in D2 of DR if V.21 or V.22 Originate mode is selected in CR0. 1300 Hz calling tone will be detected in D2 of DR if V.21, or V.22 Answer mode is selected in CR0.
X X D1 D2 DTMF 1/ Overspeed DTMF 2/ V.23 FDX
1 1 D4 0 0 0 1
0 0 D1 0 1
0 1
Transmit 2225 Hz Answer Tone Transmit 2100 Hz Answer Tone D1 interacts with D4 as shown. Asynchronous DPSK 1200 or 600 bit/s +1.0% -2.5%. Asynchronous DPSK 1200 or 600 bit/s +2.3% -2.5%. Half-duplex asymmetric operation in V.23 mode. Full-duplex (4-wire) operation in V.23 mode.
D3 D2 D3, D2, D1, D0 DTMF 3, 2, 1, 0 0 1 0 1
D1 D0 0 1 01 Programs 1 of 16 DTMF tone pairs that will be transmitted when TX DTMF and TX enable bit (CR0, bit D1) are set. Tone encoding is shown below: KEYBOARD EQUIVALENT 1 2 3 4 5 6 7 DTMF CODE D3 D2 D1 D0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 1 1 0 0 1 1 1 0 1 0 1 0 1 TONES LOW 697 697 697 770 770 770 852 HIGH 1209 1336 1477 1209 1336 1477 1209
13
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
TONE REGISTER (continued)
TR 011 D7 RXD OUTPUT CONTR. D6 TRANSMIT GUARD/ CALLING TONE D5 TRANSMIT ANSWER TONE D4 TRANSMIT DTMF D3 DTMF 3 D2 DTMF 2/ V.23 FDX D1 DTMF 1/ OVERSPEED D0 DTMF 0/ G.T./ANSW./ SP. TONE/ SELECT
BIT NO. D3, D2, D1, D0
(cont.)
NAME
CONDITION
DESCRIPTION KEYBOARD EQUIVALENT 8 9 0 * # A B C D DTMF CODE D3 D2 D1 D0 1 1 1 1 1 1 1 1 0 0 0 0 0 1 1 1 1 0 0 0 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 TONES LOW HIGH 852 852 941 941 941 697 770 852 941 1336 1477 1336 1209 1477 1633 1633 1633 1633
D4
Transmit DTMF
0 1
Disable DTMF. Activate DTMF. The selected DTMF tones are transmitted continuously when this bit is high. TX DTMF overrides all other transmit functions. Disables answer tone generator. Enables answer tone generator. A 2100 Hz answer tone will be transmitted continuously when the transmit enable bit is set. The device must be in Answer mode. To transmit answer tone, the device must be in DPSK Answer mode. Disables guard/calling tone generator. Transmit guard tone if in V.22 and answering; otherwise transmit calling tone, in any other mode including V.23 mode. Enables RXD pin. Receive data will be output on RXD. Disables RXD pin. The RXD pin reverts to a high impedance with internal weak pull-up resistor.
D5
Transmit Answer Tone
0 1
D6
TX Guard or Calling Tone
0 1
D7
RXD Output Control
0 1
14
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
ID REGISTER
ID 110 D7 ID D6 ID D5 ID D4 ID D3 D2 D1 D0
BIT NO. D7, D6, D5 D4
NAME Device Identification Signature 0 0 1 1 1 1 1
CONDITION D7 D6 0 1 0 1 1 1 1 D5 D4 X X X 0 1 0 1 X X X 0 0 0 0
DESCRIPTION Indicates Device: 73K212AL, 73K321L or 73K322L 73K221AL or 73K302L 73K222AL, 73K222BL 73K224L 73K324L 73K224BL 73K324BL
15
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
ELECTRICAL SPECIFICATIONS
ABSOLUTE MAXIMUM RATINGS PARAMETER VDD Supply Voltage Storage Temperature Soldering Temperature (10 sec.) Applied Voltage RATING 7 -65 to 150 260 -0.3 to VDD+0.3 UNIT V C C V
Note: All inputs and outputs are protected from static charge using built-in, industry standard protection devices and all outputs are short-circuit protected. RECOMMENDED OPERATING CONDITIONS PARAMETER VDD Supply voltage TA, Operating Free-Air Temp. Clock Variation VREF Bypass Capacitor Bias setting resistor ISET Bypass Capacitor VDD Bypass Capacitor 1 VDD Bypass Capacitor 2 XTL1 Load Capacitor XTL2 Load Capacitor
(11.0592 MHz) Crystal or external clock
CONDITION
MIN 4.5 -40 -0.01 0.1 1.8 0.1 0.1 22
NOM 5
MAX 5.5 +85 +0.01
UNIT V C % F
External Components (Refer to Application section for placement.) (External to GND)
(Placed between VDD and ISET pins)
2
2.2
M F F F
(ISET pin to GND) (External to GND) (External to GND) Depends on crystal characteristics; from pin to GND
40 20
pF
16
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
DC ELECTRICAL CHARACTERISTICS (TA = -40C to 85C, VDD = recommended range unless otherwise noted.) PARAMETER IDD, Supply Current IDDA, Active IDD1, Power-down IDD2, Power-down Digital Inputs VIH, Input High Voltage Reset, XTL1, XTL2 All other inputs VIL, Input Low Voltage IIH, Input High Current IIL, Input Low Current Reset Pull-down Current Input Capacitance Digital Outputs VOH, Output High Voltage VOL, Output Low Voltage VOL, CLK Output RXD Tri-State Pull-up Curr. CMAX, CLK Output Capacitance Inputs XTAL1, 2 Load Capacitors CLK Capacitance, all Digital Input pins Depends on crystal characteristics Maximum Capacitive Load 15 10 60 15 pF pF pF IOH MIN = -0.4 mA IO MAX = 1.6 mA IO = 3.6 mA RXD = 0 V Maximum Capacitive Load -1 2.4 VDD 0.4 0.6 -50 15 V V V A pF VI = VIH Max VI = VIL Min Reset = VDD All Digital Input Pins -200 1 50 10 3.0 2.0 0 VDD VDD 0.8 100 V V V A A A pF CONDITION ISET Resistor = 2 M CLK = 11.0592 MHz CLK = 11.0592 MHz CLK = 19.200 KHz 8 12 4 3 mA mA mA MIN NOM MAX UNIT
17
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
DYNAMIC CHARACTERISTICS AND TIMING (TA = -40C to +85C, VDD = Recommended range unless otherwise noted.) PARAMETER DPSK Modulator Carrier Suppression Output Amplitude FSK Modulator Output Freq. Error Transmit Level Harmonic Distortion in 700-2900 Hz band Output Bias Distortion Total Output Jitter DTMF Generator Freq. Accuracy Output Amplitude Output Amplitude Twist Long Loop Detect Dynamic Range Note: Must be in V.22 mode Low Band, V.22 mode High Band, V.22 mode
High-Band to Low-Band, V.22 mode
CONDITION Measured at TXA TX scrambled marks CLK = 11.0592 MHz Transmit Dotting Pattern THD in the alternate band DPSK or FSK Transmit Dotting Pattern In ALB @ RXD Random Input in ALB @ RXD
MIN 45 -11.5 -0.35 -11.5
NOM
MAX
UNIT dB
-10
-9 +0.35
dBm0 % dBm0 dB %
-10 -60 3
-9 -50
-10 -0.25 -10 -8 1.0 -38 45 -9 -7 2.0
+10 +0.25 -8 -6 3.0 -28
% % dBm0 dBm0 dB dBm0 dB
With Sinusoid Refer to Performance Curves
Parameters expressed in dBm0 refer to the following definition: 0 dB loss in the Transmit path to the line. 2 dB gain in the Receive path from the line. Refer to the Basic Box Modem diagram in the Applications section for the DAA design.
18
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
DYNAMIC CHARACTERISTICS AND TIMING (continued) PARAMETER Call Progress Detector Detect Level Reject Level Delay Time Hold Time Hysteresis Carrier Detect Threshold Delay Time V.21 V.22 V.23 Forward Channel V.23 Back Channel Hold Time V.21 V.22 V.23 Forward Channel V.23 Back Channel Hysteresis Special Tone Detectors Detect Level Delay Time 2100 Hz answer tone 1300 Hz calling tone 390 Hz V.23 back channel mark 10 10 20 25 25 65 ms ms ms See definitions for TR bit D0 mode -48 -43 dBm0 6 10 3 10 2 20 24 8 25 ms ms ms ms dB 10 15 6 25 20 32 12 40 ms ms ms ms DPSK or FSK receive data -48 -43 dBm0 -3 dB points in 285 and 675 Hz Test signal is a 460 Hz sinusoid -70 dBm0 to -30 dBm0 STEP -30 dBm0 to -70 dBm0 STEP 2 -38 -45 40 40 dBm0 dBm0 ms ms dB CONDITION MIN NOM MAX UNIT
19
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
DYNAMIC CHARACTERISTICS AND TIMING (continued) PARAMETER Special Tone Detectors (continued) 980 or 1650 Hz V.21 marks Hold Time 2100 Hz answer tone 1300 Hz calling tone 390 Hz V.23 back channel mark 980 or 1650 Hz V.21 marks Hysteresis Detect Freq. Range Output Smoothing Filter Output load TXA pin; FSK Single Tone out for THD = -50 dB in 0.3 to 3.4 kHz Frequency >12 kHz in all modes TXA pin, TXA enabled TXA pin; 76.8 kHz or 122.88 kHz in V.23 main channel Originate or Answer -10 Hz to +10 Hz Carrier Freq. Change Assumed % of frequency center frequency (center at 1200 Hz) Analog data in at RXA pin to receive data valid at RXD pin -625 -10 40 20 0.1 10 50 -60 50 0.4 +10 100 k pF dBm0 mVrms Hz ms Any Special Tone 4 3 10 5 2 -3 +3 15 10 25 15 ms ms ms ms dB % 10 25 ms CONDITION MIN NOM MAX UNIT
Out of Band Energy Output Impedance Clock Noise Carrier VCO Capture Range Capture Time Recovered Clock Capture Range
+625
ppm
Data Delay Time
30
50
ms
20
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
DYNAMIC CHARACTERISTICS AND TIMING PARALLEL CONTROL INTERFACE PARAMETER Guard Tone Generator Tone Accuracy Tone Level (Below DPSK Output) Harmonic Distortion 700 to 2900 Hz Timing (Refer to Timing Diagrams) TAL TLA TLC TCL TRD TLL TRDF TRW TWW TDW
CS CS setup before ALE Low
CONDITION 550 or 1800 Hz 550 Hz 1800 Hz 550 Hz
MIN -20 -4.0 -7.0
NOM
MAX +20
UNIT Hz dB dB dB
-3.0 -6.0
-2.0 -5.0 -50
15 25 15 30 -5 140 30 90 200 140 25
ns ns ns ns ns ns ns ns ns ns ns
ADDR
Address setup before ALE low
CS/Address hold after ALE Low
ALE Low to RD/WR Low
RD/WR Control to ALE High
Data out from RD Low ALE width Data float after RD High
RD width WR width
Data setup before WR High
NOTE: Asserting ALE, CS, and RD or WR concurrently can cause unintentional register accesses. When using non-8031 compatible processors, care must be taken to prevent this from occurring when designing the interface logic. BUS TIMING DIAGRAM (PARALLEL CONTROL MODE)
TLL ALE TLC RD WR TLA TAL AD0-AD7 CS ADDRESS READ DATA ADDRESS TRD TRDF TDW WRITE DATA TWD TRW TCL TLC TWW
21
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
DYNAMIC CHARACTERISTICS AND TIMING SERIAL CONTROL INTERFACE PARAMETER Timing (Refer to Timing Diagrams) TWW TRD TRDF TCKD TCKW TDCK TAC TCA TWH *
WR width
CONDITION
MIN 140
NOM
MAX 25000 140 50 200
UNIT ns ns ns ns ns ns ns ns
Data out from RD low Data float after RD high Data out after EXCLK Low
WR after EXCLK Low
200 150 50 50 85
Data setup before EXCLK Low Address setup before control* Address hold after control* Data Hold after EXCLK
Control for setup is the falling edge of RD or WR. Control for hold is the falling edge of RD or the rising edge of WR.
READ TIMING DIAGRAM (SERIAL CONTROL MODE)
EXCLK
RD TAC AD0-AD2 TCA
ADDRESS
TRD AD7 D0 D1
TCKD D2 D3 D4 D5 D6 D7
TRDF
NOTE: At the beginning of a read cycle both EXCLK and RD must be low before bit D0 is output.
22
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
WRITE TIMING DIAGRAM (SERIAL VERSION)
EXCLK TWW
TCKW TAC TCA AD0-AD2 TDCK ADDRESS TWH
AD7
D0
D1
D2
D3
D4
D5
D6
D7
23
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
APPLICATIONS INFORMATION GENERAL CONSIDERATIONS Figures 1 and 2 show basic circuit diagrams for K-Series modem integrated circuits. K-Series products are designed to be used in conjunction with a control processor, a UART or RS-232 serial data interface, and a DAA phone line interface to function as a typical intelligent modem. The K-Series ICs interface directly with Intel 8048 and 80C51 microprocessors for control and status monitoring purposes. Two typical DAA arrangements are shown: one for a split 5 or 12 volt design and one for a single 5 volt design. These diagrams are for reference only and do not represent productionready modem designs. K-Series devices are available with two control interface versions: one for a parallel multiplexed address/data interface, and one for a serial interface. The parallel version is intended for use with 8039/48 or 8031/51 microcontrollers from Intel or many other manufacturers. The serial interface can be used with other microcontrollers or in applications where only a limited number of port lines are available or the application does not lend itself to a multiplexed address/data interface. The parallel versions may also be used in the Serial mode, as explained in the data sheet pin description. In most applications the controller will monitor the serial data for commands from the DTE and the received data for break signals from the far end modem. In this way, commands to the modem are sent over the same line as the transmitted data. In other applications the RS-232 interface handshake lines are used for modem control.
C14 39 pF Y1 11.0592 MHZ
C13 18 pF +5V
N/C
R10 2.2M XTL1 INT CLK INT XTL1 XTL2 VDD ISET GND RD WR ALE CS SSI K-SERIES LOW POWER FAMILY RXA VREF C10 0.1 F C11 0.1 F
RS232 LEVEL CONVERTERS CA CB CC CD CF RTS CTS DSR DTR DCD
XTL2
C9 0.1 F
+
C8 22 F
C1 390 pF R5 37.4K R4 20K LM 1458
80C51 P1.0 P1.1 P1.2 P1.3 P1.5 P1.6 P0.0-7 RD WR ALE P3.1 P3.2
-
C6 0.1 F RXA
U1A C2 300 pF R7 43.2K C3 1000 pF
+
P3.0 P1.7 RESET BA BB DA DD DB TXD RXD EXCLK RXCLK TXCLK RESET TXA +5V C12 1 F
R4 5.1K R3 3.6K
TXA C7 R6 0.1 F 20K
V+ LM 1458 U1B + V-
U5, U6 MC145406
-
R1 475 1% D3, D4 4.7V ZENER C4 0.033 F
T1 MIDCOM 671-8005 C5 0.47 F 250V U2 4N35 D1 IN4004 +5V K1 D2 IN914 R9 10K +5 R8 22K
T
VR1 MOV V250L20
R Q1 2N2222A
22K
FIGURE 1: Basic Box Modem with Dual-Supply Hybrid
24
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
DIRECT ACCESS ARRANGEMENT (DAA) The telephone line interfaces show two examples of how the "hybrid" may be implemented. The split supply design (Figure 1) is a typical two op-amp hybrid. The receive op-amp serves two purposes. It supplies gain to amplify the receive signal to the proper level for the modem's detectors and demodulator, and it removes the transmitted signal from the receive signal present at the transformer. This is done by supplying a portion of the transmitted signal to the non-inverting input of the receive op-amp at the same amplitude as the signal appearing at the transformer, making the transmit signal Common mode. The single-supply hybrid is more complex than the dual-supply version described above, but its use eliminates the need for a second power supply. This circuit (Figure 2) uses a bridged drive to allow
C1 390 pF R4 37.4K 1% C3 0.1 F RXA R1 20K 1%
undistorted signals to be sent with a single 5 volt supply. Because DTMF tones utilize a higher amplitude than data, these signals will clip if a single-ended drive approach is used. The bridged driver uses an extra op-amp (U1A) to invert the signal coming from the gain setting op-amp (U1B) before sending it to the other leg of the transformer. Each op-amp then supplies half the drive signal to the transformer. The receive amplifier (U1C) picks off its signal at the junction of the impedance matching resistor and the transformer. Because the bottom leg of the transformer is being driven in one direction by U1A and the resistor is driven in the opposite direction at the same time by U1B, the junction of the transformer and resistor remains relatively constant and the receive signal is unaffected.
8
* U1C
+
9 10
C4 0.0047 F
R5 3.3K
R2 20K 1%
+5V 5 6
* Note: Op-amp U1 must be rated for single 5V operation. R10 & R11 values depend on Op-amp used.
+ -
4
7
R3 475 1% T1 MIDCOM 671-8005 C10 0.47 F 250V U2 4N35 D1 IN4004 R13 22K +5V
11
* U1B
T
R6 22.1K C6 0.1 F TXA R9 20K 1% R8 20K 1% 2 3 +5V VOLTAGE REFERENCE K1 R10* D4 IN914 R7 20K 1% C5 750 pF C2 0.033 F
D2 3.3V ZENERS D3 1 +5V
VR1 MOV V250L20
+
* U1A
R12 22K
R
R11*
C7 0.1 F
+
R14 10K
Q1 2N2222A
C8 10 F
HOOK RING
FIGURE 2: Single 5V Hybrid Version
25
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
DESIGN CONSIDERATIONS TDK Semiconductor Corporation's 1-chip modem products include all basic modem functions. This makes these devices adaptable for use in a variety of applications, and as easy to control as conventional digital bus peripherals. Unlike digital logic circuitry, modem designs must properly contend with precise frequency tolerances and very low level analog signals, to ensure acceptable performance. Using good analog circuit design practices will generally result in a sound design. Following are additional recommendations which should be taken into consideration when starting new designs. CRYSTAL OSCILLATOR The K-Series crystal oscillator requires a Parallel mode (antiresonant) crystal which operates at 11.0592 MHz. It is important that this frequency be maintained to within 0.01% accuracy. In order for a Parallel mode crystal to operate correctly and to specification, it must have a load capacitor connected to the junction of each of the crystal and internal inverter connections, terminated to ground. The values of these capacitors depend primarily on the crystal's characteristics, and to a lesser degree on the internal inverter circuit. The values used affect the accuracy and start up characteristics of the oscillator. LAYOUT CONSIDERATIONS Good analog/digital design rules must be used to control system noise in order to obtain highest performance in modem designs. The more digital circuitry present on the PC board, the more this attention to noise control is needed. The modem should be treated as a high impedance analog device. A 22 F electrolytic capacitor in parallel with a 0.1 F ceramic capacitor between VDD and GND is recommended. Liberal use of ground planes and larger traces on power and ground are also highly favored. High speed digital circuits tend to generate a significant amount of EMI (Electro-Magnetic Interference) which must be minimized in order to meet regulatory agency limitations. To accomplish this, high speed digital devices should be locally bypassed, and the telephone line interface and KSeries device should be located close to each other near the area of the board where the phone line connection is accessed. To avoid problems, power supply and ground traces should be routed separately to the analog and digital functions on the 26 board, and digital signals should not be routed near low level or high impedance analog traces. The analog and digital grounds should only connect at one point near the K-Series device ground pin to avoid ground loops. The K-Series modem IC's should have both high frequency and low frequency bypassing as close to the package as possible. MODEM PERFORMANCE CHARACTERISTICS The curves presented here define modem IC performance under a variety of line conditions while inducing disturbances that are typical of those encountered during data transmission on public service telephone lines. Test data was taken using an AEA Electronics' "Autotest I" modem test set and line simulator, operating under computer control. All tests were run full-duplex, using a Concord Data Systems 224 as the reference modem. A 511 pseudo-random-bit pattern was used for each data point. Noise was C-message weighted and all signal-to-noise (S/N) ratios reflect total power measurements similar to the CCITT V.56 measurement specification. The individual tests are defined as follows. BER vs. S/N This test measures the ability of the modem to operate over noisy lines with a minimum of datatransfer errors. Since some noise is generated in the best of dial-up lines, the modem must operate with the lowest S/N ratio possible. Better modem performance is indicated by test curves that are closest to the BER axis. A narrow spread between curves representing the four line parameters indicates minimal variation in performance while operating over a range of aberrant operating conditions. Typically, a DPSK modem will exhibit better BER-performance test curves receiving in the low band than in the high band. BER vs. Receive Level This test measures the dynamic range of the modem. Because signal levels vary widely over dial-up lines, the widest possible dynamic range is desirable. The minimum Bell specification calls for 36 dB of dynamic range. S/N ratios are held constant at the indicated values while the receive level is lowered from a very high to very low signal levels. The width of the "bowl" of these curves, taken at the BER point, is the measure of dynamic range.
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
73K322L BER vs PHASE JITTER
10-2 10-2
73K322L BER vs CARRIER OFFSET
HIGH BAND RECEIVE DPSK OPERATION
HIGH BAND RECEIVE DPSK OPERATION
10-3
10-3
BIT ERROR RATE
BIT ERROR RATE
10-4
3002 11.5 dB S/N
10-4
3002 11.8 dB S/N
C2 11.3 dB S/N
10-5
C2 10.8 dB S/N
10-5
10-6 0 4 8 12 16 20 24
10-6 12 8 4 0 -4 -8 -12
PHASE JITTER ( PEAK)
CARRIER OFFSET (HZ)
73K322L BER vs S/N (V.23 ONLY)
10-2
V.23 OPERATION -40 dBM
73K322L BER vs SIGNAL TO NOISE
10-2
V.21 OPERATION -40 dBM
C2 EQ. OFF
3002 EQ. OFF
FLAT HIGH BAND
10-3
10-3
C2 HIGH BAND 3002 EQ. ON
BIT ERROR RATE
FLAT EQ. OFF
10-4
BIT ERROR RATE
10-4
3002 HIGH BAND
BACK CHANNEL
FLAT EQ. ON
10-5
10-5
C2 EQ. ON LOW BAND RECEIVE FLAT, 3002 AND C2 LINES
10-6 -2 0 2 4 6 8 10 12 14 16 18 20 22
10-6 0 1 2 3 4 5 6 7 8 9 10 11 12
SIGNAL TO NOISE (dB)
SIGNAL TO NOISE (dB)
* = "EQ On" Indicates bit CR1 D4 is set for additional phase equalization.
27
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
73K322L BER vs RECEIVE LEVEL (V.23)
10-2 10-2
HIGH BAND RECEIVE -40 dBm DPSK OPERATION V.23 MAIN CHANNEL RECEIVE OPERATION C2 LINE, S/N = 9.5 dB
73K322L BER vs SIGNAL TO NOISE
1200 BPS
10-3
10-3
600 BPS C2 C1 or 3002 C2
BIT ERROR RATE
BIT ERROR RATE
FLAT
10-4
10-4
C1 or 3002 FLAT
10-5
10-5
10-6 10 0 -10 -20 -30 -40 -50
10-6 2 4 6 8 10 -12 14
RECEIVE LEVEL (dB)
SIGNAL TO NOISE (dB)
73K322L BER vs RECEIVE LEVEL
10-2
HIGH BAND RECEIVE DPSK OPERATION C2 LINE
10-3
BIT ERROR RATE
10-4
S/N = 11.3 dB
10-5
S/N = 15 dB
10-6 10 0 -10 -20 -30 -40 -50
RECEIVE LEVEL (dBm)
* = "EQ On" Indicates bit CR1 D4 is set for additional phase equalization.
28
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
MECHANICAL SPECIFICATIONS
28-Pin DIP
28-Pin PLCC
0.495 (12.573) 0.485 (12.319)
0.075 (1.905) 0.065 (1.651)
PIN NO. 1 IDENT.
0.165 (4.191) 0.180 (4.572)
0.495 (12.573) 0.485 (12.319)
0.456 (11.650) 0.450 (11.430) 0.016 (0.406) 0.020 (0.508)
0.050 (1.270) 0.045 (1.140) 0.020 (0.508)
0.390 (9.906) 0.430 (10.922)
0.456 (11.650) 0.450 (11.430)
29
73K322L CCITT V.23, V.22, V.21 Single-Chip Modem
PACKAGE PIN DESIGNATIONS
(Top View)
CAUTION: Use handling procedures necessary for a static sensitive component.
CLK XTL1 XTL2 AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 ALE WR RD
1 2 3 4 5 6 7 8 9 10 11 12 13 14
28 27 26 25 24 23 22 21 20 19 18 17 16 15
GND RXA VREF RESET ISET RXCLK RXD TXD CS EXCLK TXCLK INT TXA VDD
4 5 6 7 8 9 10 11
3
2
1
28 27 26 25 24
PLCC PINOUTS ARE THE SAME AS THE 28-PIN DIP
23 22 21 20 19
12 13 14 15 16 17 18
600-Mil 28-Pin DIP 73K322L-IP
28-Pin PLCC 73K322L-IH
ORDERING INFORMATION
PART DESCRIPTION 73K322L 28-Pin 5V Supply Plastic Dual-In-Line Plastic Leaded Chip Carrier 73K322L-IP 73K322L-IH 73K322L-IP 73K322L-IH ORDER NUMBER PACKAGING MARK
No responsibility is assumed by TDK Semiconductor Corporation for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of TDK Semiconductor Corporation and the company reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders. TDK Semiconductor Corporation, 2642 Michelle Drive, Tustin, CA 92780-7019, (714) 508-8800, FAX: (714) 508-8877 Protected by the following Patents (4,691,172) (4,777,453) TDK Semiconductor Corporation 04/24/00- rev. D
30

▲Up To Search▲

Price & Availability of 73K322L

	To Download 73K322L Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .